github twitter email rss
FPGA
0001 Jun 1
One minute read

FPGA

http://www.altera.com/products/devkits/partners/kit-terasic-de0-nano.html

CPU: Sequentially tasks
FPGS: Canvas

  • Lookup tables
  • Flip-flops
  • Multiplexer
  • Routing resources
  • Clock management
  • Carry logic
  • Shift-registers

  • DSP units

  • Multiplier

  • Block RAM

  • Highspeed I/O

  • CPUs

  • Memory controller

  • ADC/DAC

Matlab Simulink
C to HDL
OpenCL to HDL
VHDL
Verilog
MyHDL
PSHDL

Hardware Description Language ->



Back to posts


comments powered by Disqus